Figure 12 from Air spacer for 10nm FinFET CMOS and beyond

10 nm FinFET device demonstration of a 12 % reduction of effective

Spacer FinFET: nanoscale double-gate CMOS technology for the terabit era - ScienceDirect

Directed self-assembly for ever-smaller printed circuits

Electrical results for a pair of SiC and GSR-SiC FinFETs (W Fin = 40

November, 2016

Next to FinFET, How Will ESD Suffer? - In Compliance Magazine

Electronics, Free Full-Text

DTCO flow for air spacer generation and its impact on power and performance at N7 - ScienceDirect

Spacer FinFET: nanoscale double-gate CMOS technology for the terabit era - ScienceDirect

Nanomaterials, Free Full-Text

What's Next For Transistors And Chiplets

Spacer FinFET: nanoscale double-gate CMOS technology for the terabit era - ScienceDirect

Integration SpringerLink

Oblique view of a continuously expandable interbody spacer in minimized

Michael Rosenbaum - Spacer Technologies

Radiation Treatment Side Effects Minimized by Rectal Spacers

Applying Interphase Spacers to Control Conductor Galloping

Mercedes - Hub Centric Billet Spacers - Wheel Acc